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ABSTRACT 
An analysis of transistor inverter and converter bridge circuits shows that surge 
currents exist during the switching time interval. And these currents result from tran- 
sistor unequal turnon and turnoff switching characteristics. The surge currents a r e  
limited only by the resistance of the power source and the saturated resistance of the 
transistors. They can reach peak values which exceed the transistor's maximum- 
current rating by an order of magnitude. Inductors avoid transistor failure by limiting 
the current surges to  safe lwels. They also substantially reduce the circuit power loss 
due to the surge currents. A technique for the design of inductors with the proper induc- 
tance is presented. 
ii 
ANALYSIS AND D IGN OF INDUCTORS FOR PROTEC NG POWER TRANSISTORS 
AGAINST CURRENT SURGES IN VERTER BRIDGE CIRCUITS 
Lewis Research Center  
SUMMARY 
Transistor inverter bridge circuits are analyzed to determine the magnitude of cur- 
rent surges which cause catastrophic transistor failures. The particular currents of con- 
cern here are termed shoot-through currents. These currents occur during the time in- 
terval the transistors are being switched. They result from the unequal turnon and turn- 
off switching characteristics of the transistors. During the switching interval, both 
transistors in a given leg of a bridge circuit are conducting at the same time. And they 
produce a short circuit across the power source. The shoot-through current surge which 
flows in the bridge leg is limited only by the internal resistance of the power source and 
the saturated resistance of the transistors. In bridge circuits with paralleled transistors, 
the shoot-through currents increase in some transistors as other transistors turn off, and 
the slowest-switching transistor carries the total shoot-through current surge of the en- 
tire group. The shoot-through currents can reach peak values which exceed the safe 
maximum-current rating of the transistors. 
limits the buildup of the shoot-through current during the switching interval. The buildup 
is limited to a peak level within the safe maximum-current rating of the transistor. The 
inductor thereby avoids those current levels and operating conditions that lead to cata- 
strophic failure. A design method described leads to inductors with the proper inductance 
for safe and reliable circuit operation. 
inductors in eliminating transistor failures due to shoot-through currents in an experi- 
mental high-frequency pulse-width-modulated inverter. They identify the problems as- 
sociated with shoot-through currents and provide a practical means of limiting these cur- 
rents to safe values. 
The protective inductor is connected in series with the transistors it protects and 
The analysis and design method presented are based on the success of the protective 
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The unequal switching characteristics of transistors is troublesome in specific cir- 
cuit applications and results in excessively high-curr ent spikes through the transistors. 
When the transistors in a given leg of a bridge circuit are being switched, a short circuit 
across the power source is created by the rapid turnon of one transistor and the delayed 
turnoff of the other. The resulting current spike through the transistors is limited only 
by the impedance of the source and the saturated resistance of the transistors. In appli- 
cations in which transistors a r e  paralleled, the surge current increases through the 
slower transistors as the faster transistors switch off, and the slowest transistor in the 
group carries the total current spike when the others are  off. The current spikes for 
each of these configurations reach exceptionally high levels and greatly exceed the safe 
maximum-current ratings of the transistors. The current spikes can lead to catastrophic 
transistor failure by excessive power dissipation at the collector-to-emitter junction, by 
secondary breakdown in the active region of the operating characteristics (ref. l), or by 
formation of a localized hot-spot. The hot-spot distorts the characteristic and leads to 
failure by secondary breakdown (ref. 2). Catastrophic transistor failures were experi- 
enced with an experimental pulse-width-modulated inverter (ref. 3, p. 15). In the output 
power stages, the inverter utilized a bridge circuit which operated at a carrier frequency 
of 10 kilohertz. The failures were traceable to short-circuit current surges that resulted 
from the unequal switching characteristics of the transistors. The current surges a re  
called '?shoot-through currents. t t  Various techniques have been developed to circumvent 
the shoot-through current problems and thereby to improve the reliability of inverter 
bridge circuits. One technique is to reduce the storage time of the transistors by means 
of a negative current through the base circuit of the transistor during the switching interr 
Val .  The negative current quickly removes the stored charge in the base region and re- 
duces the turnoff time (ref. 4, pp. 256-257). Another technique is to delay the turnon of 
the transistors for a period of time equal to or greater than the turnoff time (ref. 3, 
pp. 16-41). The turnon delay is produced by means of logic circuits or by the use of a 
saturable reactor. This technique effectively prevents shoot-through currents, but the 
s of a given type according to pro- 
y from a few telkkof a 
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delay time results in a notch, or dwell, in the square-wave output voltage. In inverters 
for which the square wave is filtered to produce a sinusoidal output voltage, this notching 
is objectionable because the increased waveform distortion requires a larger filter. The 
technique used in the experimental inverter of reference 3 was to connect a reactor in 
series with the transistors in each leg of the bridge. The reactor limits the transistor 
current during the switching interval to a level below the transistor's safe maximum- 
current rating. The reactors were very effective in eliminating transistor failures due 
to shoot-through currents. The analysis of their operation and method of design form the 
basis for this report. 
This analysis identifies the switching interval and the shoot-through current spikes, 
and determines the required inductance of the reactor for safe operation. The design 
method presents a basis for selecting the magnetic core material and the means for de- 
signing the reactors with the proper inductance. The exact equations for shoot-through 
currents a r e  derived in appendix A. The application of the reactor analysis and design 
method to a practical single-phase bridge inverter circuit is detailed in appendix B. 
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SYMBOLS 
A 
AT 
AAT 
Ag 
B 
AB 
DD 
DR 
EL 
eL 
E 
f 
area 
ampere turns 
change in ampere turns 
cross-sectional area of core, cm 
area of air gap, cm 
flux density, G or lines/cm 
change in flux density 
diode rectifier for discharge current 
diode rectifier for reactive current 
voltage 
average reactor voltage 
instantaneous reactor voltage 
frequency, Hz 
2 
2 
2 
'Reactor as used in this report is a device used in electrical and electronic circuits. 
It consists of a magnetic core and a winding of N-turns of insulated wire conductors. 
This is in contrast to a nuclear reactor. 
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H 
AH 
I 
A I  
1 
I C  
Ig 
m 
N 
NI 
N A I  
n 
'avg 
'C 
Q 
R 
4 
magnetizing force, Oe 
change in magnetizing force 
current 
change in current 
transistor base current 
collector output current 
load current 
shoot-through current 
maximum shoot-through current 
total shoot-through current through leg of bridge with bank of paral- 
leled transistors 
shoot-through current through given leg of bridge 
reactor discharge current 
instantaneous current through reactor 
inductance of reactor, H 
reactor 
length, cm 
length of magnetic core 
length of air gap 
number of transistors still conducting in paralleled bank that is 
turning off 
number of turns in coil winding on core 
magnetomotive force (mmf), ampere turns 
change in magnetomotive force 
number of paralleled transistors 
average power, W 
transistor power rating 
transistor 
electrical resistance 
Rb 
RD 
RL 
T 
t 
A t  
tD 
tf 
td 
reluctance of magnetic circuit, Z/pA 
internal resistance of battery 
saturated trans istor resistance 
discharge resistor 
load resistor 
transformer 
time, sec 
switching interval - period of time when all transistors in bridge circuit are con- 
time constant of discharge circuit, L/% 
transistor turnon delay time 
transistor turnoff fall time 
time when transistor drive voltages initiate switching interval 
ducting simultaneously 
transistor total turnoff time teff 
ton 
tP 
tr 
tS 
V 
VB 
V~~ 
VC3 
V~~ 
VL 
'CE 
El. 
transistor total turnon time 
period of operating frequency, s 
transistor turnon rise time 
transistor turnoff storage time 
voltage across leg of bridge 
battery voltage 
drive voltage applied to base- emitter junction 
collector to base voltage 
collector to emitter voltage 
emitter to base voltage 
output load voltage 
permeability of magnetic material, AB/AH 
permeability of magnetic core 
permeability of air gap, 1.0 
time constants, sec 
magnetic flux, lines or Mx 
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Aq change in flux 
flux due to maximum shoot-through current 
flux due to load current 
remanent flux at zero current 
saturation flux 
‘PC 
‘PL 
qr 
9 sat 
C IRCUlT OPERATION 
Bridge Circuit  
A typical single-phase bridge inverter circuit with power-switching transistors is 
shown in figure 1. This circuit converts the dc voltage of the power source to a square- 
wave ac output voltage at the load. Transistors Q1 and Q2 comprise one leg of the 
bridge and Q3 and Q4 the other leg. The transistors operate in the switching mode and 
are controlled by the square-wave drive voltages applied to the base of each transistor. 
The drive voltages are obtained from separate windings on the common driver trans- 
former TI. These windings are connected to switch the diagonal transistor pairs 
(Q1 - Q4 and Q2 - Q3) on and off together and so that only one transistor in each leg of 
the bridge is turned on at a given time. Diode rectifiers DR are reactive diodes and 
Figure 1. - Single-phase bridge. 
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provide an electrical path through the battery for the lagging reactive currents of inductive 
loads. 
Each of the power transistors can be paralleled with additional transistors to increase 
the power-handling capability of the circuit. The switching action is the same, but in this 
case each transformer winding controls the switching of the entire parallel bank as a unit. 
The circuit operation is the same as for single transistors but is at a higher power output 
level. 
Transistor Switching Characteristics 
Power transistors such as may be used in the circuit of figure 1 do not switch instan- 
taneously as ideal switches, but rather they require discrete intervals of time to complete 
their switching from the TTonTT state to the "offT' state and vice versa. These time delays 
a re  identified in figure 2, which shows the typical switching characteristics of a single 
power transistor (ref. 4, p. 248). The transistor is connected in a series circuit with a 
battery and resistive load and is switched to saturation and cutoff by a square-wave drive 
voltage. The upper trace of figure 2 is the drive voltage VBE applied to the base- 
emitter junction, and the lower trace is the response of the collector output current IC. 
The response trace illustrates four time intervals that the collector current under- 
goes in switching on and off. The turnon time consists of the delay and r ise  time inter- 
vals Td and Tr. The turnoff time consists of the storage and fall time intervals Ts 
and Tf. 
a r e  not equal; the turnoff time is considerably longer than the turnon time. The ratio of 
turnoff to turnon times for practical power transistors is typically of the order of 7 to 1, 
and the longer turnoff time is due mainly to the storage time. The storage time can be 
The collector current response trace also illustrates that the turnon and turnoff times 
k - T O f f  4 
Figure 2. - Transistor switching characteristics. 
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reduced to a limited extent by the application of some techniques that may effect the over- 
all performance of a specific circuit application. These include (1) operating the transis- 
tor unsaturated but just on the edge of saturation, and (2) by increasing the magnitude of 
the negative base current to sweep out the base charge at a faster rate (ref. 4, p. 248). 
Unsaturated operation reduces circuit efficiency by increasing transistor conduction 
losses. Increased base current requires additional circuitry to provide either a nonsym- 
metrical base drive waveform or a special base sweep-out current. Because of efficiency 
and reliability considerations then, the effects of the transistor's unequal switching char- 
acteristic must be evaluated with respect to the specific circuit application and the per- 
formance desired. 
Switching Interval 
The unequal switching characteristic of power transistors is particularly troublesome 
in bridge circuits because it creates a condition where both transistors in a given leg a r e  
on at the same time and thereby provides a short-circuit path across the power source. 
This condition is illustrated by the sketches in figure 3 where the response of both tran- 
sistors during switching are superimposed. The bridge leg consisting of transistors Q1 
and Q2 in figure 1 is used for this discussion. The upper and lower traces of figure 3 
represent the base drive voltages applied to transistors Q1 and Q,, respectively. 
The transistor states just prior to switching a r e  that Q1 is on and conducting cur- 
Figure 3. - Superposition of switching character- 
istics for both transistors in leg of bridge c i rcu i t  
dur ing switching interval. 
a 
rent and Q2 is off and nonducting. At time to, the base of Q1 is reverse biased to turn 
it off and the base of Q2 is forward biased to turn it on. Transistor Q2 begins to turn 
on and reaches conduction at time t 
Q1 remains saturated and conducting; it does not turn off until time t 
Because of its storage time delay, transistor on, Q2' 
Since off, Q1* 
both transistors are on for an interval of time shown as 
(411, Q2' is greater than t Q1 
A t  in figure 3. This period of time is the switching interval when shoot-through currents 
exist in the circuit. The value for A t  is t - t  or, more generally, off, Q1 on, Q2 
- ton A t  = toff 
when all of the transistors in the bridge circuit have the same ton and toff switching 
times. 
bridge, the same switching interval, At,  exists at the same time in the other leg because 
the diagonal transistor pairs are switched together. The total result is that the battery 
or power source is short circuited by both legs of the bridge circuit and the load is also 
short circuited. The short-circuit conditions recur every half-cycle of the driving fre- 
quency. 
Although the explanation to this point has been concerned with only one leg of the 
S HOOT-THRO U GH CURRENT 
Bridge C i r c u i t  Wi th  Sing le Trans is tors  
For analytical purposes a switching transistor is often represented by a single-pole, 
single-throw switch. The closed position represents the transistor in the on, conducting, 
state and the open position represents the off, nonconducting state. With this substitution 
the equivalent circuits for the bridge circuit in figure 1 just prior to the switching time 
to, and during switching interval At ,  are as shown in figure 4. 
age, the load current IL, shown in figure 4(a), flows through the conducting transistors 
Q1 and Q4. The magnitude of the load current is 
Prior to the switching time to, during the positive half-cycle of the output load volt- 
TT 
"B IL = 
Rb +RL +2Rcs 
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(a) Equivalent bridge circuit  just prior to switching interval At. (b) Equivalent bridge c i rcu i t  during switching interval At. 
Figure 4. - Equivalent bridge c i rcu i t  just prior to and dur ing switching interval At. 
No current flows through transistors Q2 and Q3 since these transistors are in the off 
state at this time. 
During the switching interval, all of the transistors in the bridge are in the on, sat- 
urated conduction state, and it is assumed the transistors remain saturated for the entire 
interval At. The circuit in figure 4(b) represents this condition. The load voltage goes 
to zero during the interval At,  and the magnitude of the shoot-through current through 
each transistor is 
The shoot-through currents then for a given source voltage are limited only by the inter- 
nal resistance of the source and the saturated resistance of the transistors. They can 
reach damagingly high peak values, particularly when low impedance voltage sources are 
used to power the circuit. In practical circuits, using battery sources, the peak value of 
the shoot-through current can exceed the maximum-current rating of the transistor by an 
order of magnitude or more. 
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Bridge C i r c u i t  with Paralleled Transistors 
The equivalent circuit during the switching interval A t  for the bridge circuit of fig- 
ure  1 with parallel connected transistors is shown in figure 5(a). The circuit in this case 
contains four transistor banks, A to  D, and each bank contains four transistors, Q1 to 
I 
are the individual shoot-through currents through each transistor in a bank. The 
p, 1’ $, 2’ p, 3’ and is the total shoot-through current through each bank and I Q4’ Ip,t 
IP, 4 
conditions assumed for this circuit are as follows: 
(1) The saturation resistance Rcs for all transistors are equal. 
(2) The turnon time for each transistor is less than the turnoff time of the fastest 
switching transistor in the circuit. This condition implies that the transistors in banks B 
and C are all on before the transistors in banks A and D turn off. 
ter istics. 
same turnoff time is an ideal case and may be approached in practice by carefully screen- 
ing and matching transistor switching characteristics. For this condition, the transistors 
are all turning off together and the analysis is the same as for single transistors. From 
equation (3) the general equation for the total shoot-through current through each transis- 
tor bank is 
The shoot-through currents will be determined for equal and unequal turnoff charac- 
Case 1: Equal turnoff time. - The condition for which all of the transistors have the 
where n is the number of transistors paralleled in a bank. 
among the paralleled 
transistors, the general equation for the shoot-through current through each transistor is 
Since equal saturation resistance implies equal division of I P, t 
The expression for the individual shoot-through currents as a function of the total current 
is 
. . . =sin-- - IP,t 
n Ip, 1 = Ip, 2 = I., 3 = Ip,4 = 
11 
t 
I I  
IP, 1 
I 
Rcs 
I 
Rcs i_
n 
J 
(a) Equivalent c i rcu i t  dur ing  switching interval At wi th parallel connected transistors. 
Banks A and D 
e I 
Off------ 
(b) Assumed turnoff  seauence of four  
parallel connected transistors. 
d 
d 
H 
i 
+At--- 
[p, 4 = Ip, t 
- 
Time 
(c) Shoot-through cur ren t  through Q4, slowest 
switching transistor in paralleled bank. 
t 
Figure 5. - Bridge c i rcu i t  with parallel connected transistors. 
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This expression indicates that the magnitude of the shoot-through current through each 
transistor can be reduced by paralleling. This reduction is regarded as an advantage for 
parallel connected transistors. 
In practical circuits % > Rcs and Rcs/n becomes a negligible quantity as n in- 
creases. For large values of n, equation (4) reduces to a constant current which is de- 
termined by the voltage arid internal resistance of the source 
Case 2: Unequal turnoff time. - The condition for which each transistor in the bank 
has a different turnoff time is the typical condition generally encountered with paralleled 
transistors. The analysis becomes more burdensome for this case because the total 
switching interval A t  must be subdivided into subintervals and the currents determined 
for each subinterval. For this case,, the turnoff times of the paralleled transistors for 
each bank in figure 4(a) are assumed as shown in figure 5@). Following the switching 
time to, the transistors in banks B and C are turned on before the transistors in 
banks A and D turn off. The transistors turn off in sequence; Q1 is the first transis- 
tor to turn off and Q4 is the last. The total switching interval is subdivided into four 
subintervals, Atl ,  At2, Atg,  and A t 4  as shown. 
through current and the individual current through each of the transistors. It is neces- 
sary, however, to consider each subinterval of A t  because the parallel resistance value 
of Rcs for the banks turning off changes as each transistor turns off. The total shoot- 
through current through each leg of the bridge is 
The same general equations (eqs. (4) and (5)) are used to determine the total shoot- 
vB 
2%+-+-- 
Ip,t = 
n m 
where m is the number of transistors which are still conducting. The shoot-through 
current through each transistor in banks B and C is 
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where m = 4, 3, 2, and 1 for Atl, At2, At3, and Atq, respectively, and n = 4. 
The shoot-through current for each transistor in banks A and D is as follows: 
(1) During Atl, all four of the transistors are conducting. From equation (9) 
/4 where n = 4, m = 4, and I is the total shoot- Ip, 1 = Ip, 2 = Ip, 3 = Ip, 4 = Ip, t, 1 
43. t. 2 
P, t, 1 
through current during Atl. 
(2) During At2, Ip = 0 and $, 
= $, = Ip, = Ip, t, /3 where n = 3, m = 3, and is the total shoot-through current during At2. 
*, I 
/2 where n = 2, m = 2, and 
P, t, 3 
(3) During At3, Ip = I = 0 and Ip, = $, = I 
is the total shoot-through current during At3. 
(4) During At4, Ip 
is the total shoit-through current during At4. 
P, 2 
where n = 1, m = 1, and 
IP, t, 3 
?I. t. 4 
= Ip,2 = Ip, 
= 0 and I 
P, 4 = IP, t, 4 
* I  I 
A sketch of the buildup of shoot-through current through transistor Q4 in banks A 
and D for the entire interval A t  is shown in figure 5(c). The assumptions for this fig- 
is several times the maximum-current rating for the transistor and the ure  are that 
normal load current design point is considerably less than the maximum-current rating. 
Figure 5(c) illustrates that the current surges through the slowest switching transistor in 
a group of paralleled transistors increases as each of the faster transistors turn off and 
will carry the total shoot-through current surge before it turns off. 
Ip ,  t 
Effects of S hoot-T h ro ug h C u r r e nt 
The predictability of transistor failures resulting from shoot-through current surges 
involves a degree of uncertainty because the exact limits of safe operating conditions for 
power transistors are not known precisely. Random failures have occurred for transis- 
to rs  supposedly operating within maximum ratings and established safe limits. The 
limits and ratings are based not only on the thermal capacity and characteristics of the 
transistor as a whole, but also on the thermal characteristics and conditions of the im- 
mediate surroundings. On these bases then, a transistor is likely to fail catastrophically 
when the power of a given shoot-through current spike or several recurring spikes causes 
the heat capacity and maximum junction temperature of the transistor to be exceeded. 
Failures of this type are predictable from a consideration of overall circuit operation and 
conditions. The area of uncertainty stems from the transistors which fail when subjected 
to shoot-through current spikes of low power content but relatively high current peaks. 
Investigations of such failures show that secondary breakdown is the immediate cause of 
failure. Secondary breakdown is a condition wherein the output impedance of a junction 
transistor changes abruptly from a large positive value to a negative value and then finally 
to a small positive value (ref. 2). The degradation within the transistor produced by cur- 
rent spikes is cumulative and leads to this failure mode. The current spike produces a 
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localized hot-spot within the transistor. The temperature is not high enough initially to 
cause extensive melting within the junction but only localized melting. The molten area 
however distorts the transistor's characteristics and this leads to failure by secondary 
breakdown. Transistor failures by secondary breakdown have been reported for a con- 
verter with parallel connected power transistors. The failures were confirmed to have 
occurred during the turnoff switching time interval of the power transistors (ref. 1). 
Similar failures were experienced with an experimental pulse-width-modulated in- 
verter using bridge circuits in the power stage and operating at a carrier frequency of ap- 
proximately 10 kilohertz (refs. 10 and 3 (pp. 15, 18, and 26)). In the second case, how- 
ever, the transistor failures were attributed to shoot-through currents. No analysis was 
made to determine a more specific identification with secondary breakdown or other fail- 
ure  mode. An effort was directed toward finding a solution to eliminate the failures. 
This effort results in the use of a reactor to protect the transistor from the current 
surges during the switching interval. The reactor technique was successful in eliminating 
transistor failures due to shoot-through currents. 
THE PROTECTIVE REACTOR 
I nductance Deter m i  nation 
The equivalent circuit of the transistor bridge circuit of figure 1 with protective re- 
actors is shown in figure 6(a). Reactors L1 and L2 are in series with the transistors 
they protect and limit the current through the transistors during the switching interval 
At. The energy stored in each reactor by the shoot-through current is discharged through 
diode DD and resistor F$,. The discharge current id flows through DD and R, 
after the completion of the switching interval. 
The value of inductance required to limit the shoot-through currents to a safe level 
) can be determined from an analysis of the equivalent circuit during the switching 
interval. This analysis is presented in appendix A for the equivalent circuit shown in fig- 
ure 6(b). The shoot-through currents are il and i2. The initial conditions for il and 
i2 at the start of the switching interval are il = IL, the load current, and i2 = 0. 
OP, m= 
By this analysis 
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4 
Rb 
vB 
- 
(a) Equivalent transistor bridge c i rcu i t  with protective reactors. 
Rb 
'B 
Rb 
vB 
I - I
(b) Equivalent transistor bridge c i rcu i t  with pro- 
tective reactors dur ing switching interval At. 
RA = RLR,-I(RL + 2 Res); RB = R ~ ~ / ( R L  + 2 Res). 
(c) Simplified equivalent c i rcu i t  assuming reactor voltage 
EL constant dur ing switching interval At. RL >> Rc, 
Figure 6. - Equivalent c i r c u i k  of transistor bridge with protective reactors before and dur ing switching interval At. 
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where 
and 
These equations do not explicitly express the currents as a function of the inductance but 
rather the inductance is contained in the time constants r1 and r2. Further solution to 
dur - 
P, nmx determine the value of L required to limit il and i2 to some safe level I 
ing the switching interval A t  requires that the circuit constants (i. e., VB, %, and 
Rcs) be known. With the constants known, equations (10) and (11) can be solved graphi- 
cally or by an iterative numerical method to determine the required inductance L of the 
reactors. 
Approximate Method 
In practical circuits the load resistance RL, which is much larger than the saturated 
resistance of the transistors Rcs, which shunts RL, can generally be neglected. The 
values for Rcs and % a r e  approximately 0.10 ohm or less and the inductance of the 
reactors is very small, generally less than 100 microhenries. The time constants r1 
and 72 of equations (10) and (ll), evaluated with the aforementioned constants then are 
very long with respect to At. With the ratios of r1 /At and r2 /At large, the current 
r ise  through the reactors during A t  is essentially linear which implies that a constant 
voltage exists across the reactors during this time. With this assumption of constant 
voltage, the equivalent circuit reduces to the circuit shown in figure 6(c). 
The average voltage across the reactors L1 and L2 is 
dil di2 
dt L2 dt @b + Rcs) = Ly -= E~ = v~ - Ip, m a  (1 4) 
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and 
From equation (15) 
and 
Because the limits for il and i2 interchange on alternate switching intervals, the in- 
ductance for each reactor is determined from equation (16) which gives a larger value of 
inductance. 
The inductance value of reactors for a practical circuit is determined in appendix B 
by the aforementioned approximate method and'by the more exact equation (10). The era 
ror  resulting from the use of the approximation is 15 percent for this example. This er- 
ror is in a direction which results in a larger inductance and consequently more protec- 
tion for the transistors so that the error  is not detrimental to the circuit. 
Core Dimensions 
The equation expressing the instantaneous voltage of a reactor in terms of the cur- 
rent, number of turns, inductance, and magnetic flux in the core of the reactor is 
and 
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where q is the magnetic flux in maxwells or lines (where 1 Wb = Mx). 
equation (19) becomes 
With the assumptions used in the approximate method for determining inductance, 
8 EL At  = L(1 - I,.) = L A I  = N A q X l O -  P, 
The relationship between the flux and area of a core is 
= BAc (21) 
and 
where Ac is the area of the core and B is the flux density of the core material. By 
substitution of equation (22) into equation (20), the area of the core can be determined on 
the basis of the volt-seconds absorbed by the reactor during the switching interval and 
the change in the operating flux density of the core, that is, 
EL AtX108 
NAB 
From equation (14) 
(23) 
N A B  c 
The core area can be made small by operating the core over as large a AB range as 
possible without saturating the core. A typical magnetization curve of flux density B 
plotted against magnetizing force H is illustrated in figure 7 for a cut C-core of 3 per- 
cent silicon-iron magnetic material. The operating flux density range AB for a core 
with this material should not extend beyond a flux density of approximately 13. 5 kilogauss 
(1.35 T) in order to avoid saturating the core. 
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Figure 7. - Magnetization curve of 2-mil, 3 percent silicon-iron material for cut C-cores. Space factor, 89 percent. 
From equations (20) and (22), the inductance of the core in terms of the core area 
and flux density is 
L =  N & ~ x l O - ~  = NA, 
AI  AI 
The magnetizing force of a core is 
NI H = 0 . 4 ~ -  
1 
and 
0.4 n-N AI AH = 
1, 
(27) 
where H is the magnetizing force, NI is the magnetomotive force (mmf) in ampere 
turns, and 1, is the length of the core. 
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From equations (25) and (27), the following equation is derived: 
2 0.4 ITN Ac A B  
L =  v 1 0 - 8  
AH 
The ratio AB/AH is the permeability p of a magnetic material so that with this substi- 
tution, the inductance of a reactor is 
-8 A L = 0.4 rN2 -!? 1~x10 (29) 
Core with Air Gap 
The permeability of most magnetic materials is generally so high that it is not prac- 
tical to obtain the low values of inductance required for protective reactors by reducing 
the core area, the number of turns, or by increasing the core length. The usual practice 
is to determine the core area and turns in accordance with equation (24) for a low-core 
loss, high permeability magnetic material with high saturation flux density and then ad- 
just the total inductance of the reactor by the inclusion of an air gap of the proper length 
ili the magnetic circuit. 
The air gap is in series with the core and a series magnetic circuit is analogous to 
an electric circuit with series-connected resistors. The analogous quantities are mag- 
netic flux 9 and current I, magnetomotive force in ampere turns NI and voltage E, 
and magnetic reluctance W and electrical resistance R. 
The reluctance of a magnetic circuit element is 
1 9 =-  
PA 
and the equation for a series magnetic circuit with a magnetic flux cp established in the 
circuit is 
and 
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where the subscript c refers to the core and g refers to the air gap. 
g 
around the air gap a re  neglected, the area of the gap and core a r e  equal in a series cir- 
cuit, that is, A = Ac, From equation (32) then 
The permeability of air and vacuum p is unity and, if fringing and leakage f lux  
g 
0 .4  .nN AI Ac 
A q  = (33) 
. 3  .‘L 0 
12 I f  
AB 
I 
I 
I 
0 40 80 120 160 200 240 280 320 360 400 
Magnetomotive force (mrnf), ampere tu rns  
Figure 8. - Flux density plotted against magnetomotive force for C-core with air gaps. 
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dubstituting A q  (eq. (33)) into equation (25) gives 
0.4 nN2AcX10-8 
L =  (34) 
The effect of the air gap is to reduce the inductance of the reactor by requiring more 
ampere turns for a given flux density operating range AB. This is illustrated by the 
curves in figure 8 for a C-core with air gaps. The AAT required for the AB operating 
range of the core and air gap combined (curve C) is much greater than the AAT required 
for the same AB in the core alone (curve A). 
Power Losses 
Reactor loss. - The currents through the protective reactors are unidirectional so 
that the cores operate in the first quadrant of the characteristic q against AT operat- 
ing loop. Because of this, it is necessary t o  reset the flux in the core at the completion 
of a switching interval to avoid saturating the core during the next and subsequent switch- 
ing intervals. It is during reset that the energy stored in the reactors is dissipated as a 
power loss. 
The first quadrant of a typical flux against ampere turn operating loop for a conven- 
tional magnetic material is illustrated in figure 9. This is a major loop and it is as- 
sumed that the flux excursions for the protective reactors traverses a minor loop, 
ABCDA, within the confines of the major loop. The flux excursions for the individual re- 
actors can be explained in conjunction with figures 6(a) and @). Prior to the start of the 
switching interval transistors, Q1 and Q4 are on and the load current IL flows through 
through reactor L1. Transistors Q2 and Q4 are off at this time so that the current 
through reactor L2 is zero. The magnetomotive force applied to L1 is NIL and the 
flux in the core is qL. The flux in reactor L2 is the remanent flux q,. During the 
switching interval, all of the transistors are conducting as shown in figure 6(b) and the 
currents through reactors L1 and L2 increase toward I The magnetomotive 
force applied to  each reactor is NI and the flux in both reactors increases to- 
ward 9,. 
At the completion of the switching interval At, transistors Q1 and Q4 turn off, 
and transistors Q2 and Q3 remain on to conduct the load current IL through the load 
RL in the opposite direction. The current through reactor L2 decreases to IL and 
the flux decreases to pL (shown by the dashed line from points E to B in fig. 9). 
P, m=' 
P, rJmx 
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Ampere t u r n s  I 
Figure 9. - Operating magnetic f lux plotted against magnetomotive 
force loop for reactor core. 
Both RD and DD (fig. 6(a)) provide a path for current id to flaw-through reactor 
L1 to discharge the stored energy and reset the flux in the core. The resistance of Ft,, 
is selected so that the time constant L1 /Ft,, will permit the core to completely discharge 
within the half-cycle of the operating frequency and before the start of the next switching 
interval. The flux in reactor L1 decreases to pr while id decays to zero. The en- 
ergy stored in reactor L1 is completely dissipated in RD by the reset current id. 
Loss for circuit with reactors. - The power loss in the circuit (fig. 6(b)) during the 
switching interval results from discharging the energy stored in the reactors by the shoot- 
through currents. This power loss is essentially the power delivered by the source dur- 
ing A t  and can be determined from 
'avg = 2f $' vB(il + i2) dt 
where 
(3 5) 
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during the interval At. 
power loss is shown to be 
By substituting equation (36) into equation (35) and performing the integration, the 
Pavg= 2fIT I At, W 
B P,m= 
Loss for circuit without reactors. - The shoot-through currents for the circuit in 
figure 4(b) were shown by equation (3) to be 
The total average pbwer loss due to these shoot-through currents is 
n 
Pavg = 2f A t  W (q) + Res)' 
7 
This power loss (provided the transistors survive the high current peaks) is very much 
greater than the power loss with the reactors as shown by equation (37). Calculations of 
power losses for the circuit considered in appendix B shows the power loss of the circuit 
with reactors is only 5 percent of the power loss of the circuit without the reactors. 
Split Reactor Configurations 
The split reactor is sometimes used in circuit applications where a single reactor is 
physically too large to be practical and in parallel transistor configurations for which the 
transistors do not equally share the total load current. The circuit in figure 10 illus- 
trates the split reactor for a bridge circuit with single connected transistors. Each re- 
actor is designed for an inductance equal to one-half the inductance of a single reactor 
for the same application. A separate diode and discharge resistor is used for each reac- 
tor as shown. 
I 
2 5  
Figure 10. - Bridge circuit with split reactors. 
Reactors for Paralleled Transistors 
The use of a single large reactor for protection of parallel connected transistors 
(similar to the configuration in fig. 6(a)), presents the possibility of progressive failures 
(chain-reaction) from an initial failure of a single transistor whose switching character- 
istics have changed. The change in switching characteristics may be due to aging or 
some other reason. Because of this possibility, the single reactor configuration is not 
recommended for maximum protection of paralleled transistors. 
The reactor configuration illustrated in figure 11 provides individual transistor pro- 
tection by individual reactors and is recommended for parallel connected transistor cir- 
cuits. Because of the differences in turnoff times among the transistors in the circuit, 
however, the inductance of each reactor is determined in accordance with equation (16) 
for the full voltage EL during At.  This is in contrast to the split reactor configuration 
where the inductance is one-half the inductance of a single reactor. The switching inter- 
val A t  for use in equation (16) should be determined on the basis of the fastest turnon 
time and the slowest turnoff time of all the transistors in the circuit. These considera- 
tions (i. e., full EL and large At) will provide an additional safety factor by means of a 
larger inductance than required. 
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DISCUSSION OF ANALYSIS 
An underlying degree of conservatism is reflected in the analysis and reactor design 
primarily because of the unknown and uncertain factors and conditions concerning transis- 
tor failure modes. Since the experience with the experimental pulse-width-modulated 
bridge inverter circuit provided proof that transistors can fail as a result of shoot- 
through currents, the approach followed in the analysis and design was to be concerned 
not so much with how a transistor fails, but to avoid all operating conditions that could 
possibly lead to failure. 
The particular assumption about which a question of validity may exist pertains to 
the transistors remaining saturated throughout the switching interval. This assumption 
is logical for circuits employing proportional feedback of collector current to the base 
drive circuit, but it is conceivable that one or both transistors in a given leg of a bridge 
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circuit with constant base drive could become unsaturated as the collector current rises 
rapidly. The transistors in this case then would be operating in the active linear region 
of the characteristic and failure could result from the secondary breakdown mechanism 
or from excessive power dissipation due to high collector-to-emitter voltage and current. 
The use of this assumption, however, coupled with the shoot-through current level crite- 
rion, results in a reactor design with a built-in safety factor. The conditions for which 
failures can occur a r e  avoided, and the shoot-through current peaks are limited to levels 
within the recommended maximum peak value. In this way the transistors are operated 
at safe current levels and circuit reliability is enhanced. 
The analysis and design a re  based on the success realized from the use of protective 
reactors in  the experimental inverter. This inverter is a pulse-width-modulated inverter 
operating at a carrier frequency o l  10 kilohertz and producing a sinusoidal, three-phase, 
400-hertz output voltage of 120/208 volts. The input voltage is 56 volts dc. The inverter 
is rated at 5 kilowatts and utilizes a bridge circuit with parallel connected transistors in 
the output power stage. The protective reactors eliminated transistor failures due to 
shoot-through currents in this inverter circuit. The analysis and design method a re  suf- 
ficiently comprehensive to be useful in designing reactors for specific applications. The 
approximate method is sufficiently accurate to facilitate the design of reactors to practi- 
cal fabrication tolerances. The application of the method and the design equations to a 
practical system is described and illustrated in appendix B of this report. 
CONCLUDING REMARKS 
A theoretical analysis of the equivalent circuit of a transistor inverter bridge circuit 
shows that, because of the unequal switching characteristics of the transistors, the shoot- 
through currents that tend to flow through the transistors during the switching interval a r e  
limited only by the saturated resistance of the transistors and the internal resistance of 
the power source. The current peaks can reach levels an order of magnitude greater 
than the maximum-current rating of the transistors and can produce an exceptionally high 
power loss in the circuit even if the transistors survive. 
The shoot-through currents can be limited to safe levels within the transistor's 
maximum-current rating by the use of protective reactors. The required inductance is 
determined on the basis of the maximum time difference between the turnon and turnoff 
switching characteristics of the transistors and the magnitude of the load voltage to be 
absorbed by the reactor during the switching interval. The approach of the reactor de- 
sign technique presented is to protect the transistors by restricting the current surges to 
safe levels, avoiding those current levels and operating conditions that ul tkately lead to 
transistor failure. This design technique produces a reactor of small size. The reac- 
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tors dissipate very little power and significantly reduce the power loss due to shoot- 
through currents; the power loss of a practical bridge circuit with reactors i s  only 5 per- 
cent of the power loss of the same circuit without the reactors. 
Lewis Research Center, 
National Aeronautics and Space Administration, 
Cleveland, Ohio, September 25, 1968, 
120-27-03-28-22. 
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APPENDIX A 
DERIVATION OF EQUATIONS FOR SHOOT-THROUGH CURRENTS 
The transistor bridge circuit with protective reactors in each leg of the bridge is il- 
lustrated in figure 6(a). The transistors, Q1 to Q4, are represented by single-pole 
switches. The load current IL is shown flowing through transistors Q1 and Q4 and 
the load resistance RL. Transistors Q2 and Q3 are off and nonconducting. This cir- 
cuit condition is a steady-state condition during one-half cycle of the operating frequency. 
On the alternate half-cycle, transistors Q2 and Q3 a r e  conducting, Q1 and Q4 a re  
nonconducting, and the direction of the current IL through the load is reversed. During 
the switching interval At ,  all of the transistors are conducting and the circuit is in a 
transient state. The equivalent circuit for this period of time is shown in figure 6(b) in 
which the A-network formed by RL and RcS of Q2 and Q4 in figure 6(a) has been re- 
placed by the equivalent Y-network, RA, RA, and RB. 
The differential equations for the currents il and 5 in figure 6(b) are 
By letting 
R, = RA + Rcs 
R E = % + %  
R, = Rc + 
and 
L1 = L2 = L 
equations (Al) and (A2) are rewitten as 
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dil 
m 1  dt 
R i +L-++RE=VB 
1 E = ~ B  
di2 R i + L - + i R  
m 2  dt 
The Laplace transforms for equations (A3) and (A4) for the initial conditions of il(0) = IL 
and i2(0) = 0 are 
- vB Rmi2 + sL' + R  i =- - - 5 El 
and the solution yields 
By reverting to the original resistance substitutions 
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By letting 
and 
equations (A9) and (A10) simplify to 
and 
i2(t) = - I L (  e -t/T2 - e  -t/rl ) +  vB (1 - ;t/T2) 
2(Rb + Res) 2 
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APPENDIX B 
DESIGN OF PROTECTIVE REACTORS FOR A PRACTICAL BRIDGE CIRCUIT 
The circuit without the protective reactors is  the single-phase bridge circuit shown in 
figure 1. The circuit operates at a frequency of 400 hertz and produces a square wave 
output voltage to a resistive load of 5. 86 ohms. The circuit is powered by a 60-volt, 
100-ampere-hour, nickel-cadmium battery. The rated load current is 10 amperes. The 
silicon power transistors a re  type 2N2772. 
The battery contains 45 cells for a 60-volt output. The resistance per cell is 
0.0015 ohm, and the total internal resistance of the battery is % = 0.0675 ohm (ref. 6). 
The characteristics of the transistor obtained from the published data sheet (ref. 7) 
are as follows: 
VcE = 200 V ( m u )  IC = 30 A dc (max) 
VCB = 200 v (max) IB = 7.5 A dc (max) 
VEB = 15 V (max) P c =  200W at Tease = 75' c (max) 
0.037 ohm (typ) 
0.075 ohm (max) at 
RCES = { $- 2o A 
= 4 A  
The range in switching characteristics for switching a collector current of 10 am- 
peres with $, = rt3 amperes is 
3.8  ps (rnax) 
Turnon time = 
33 
19.5 ps (max) 
Turnoff time = 
Switching Jnterval 
From the aforementioned switching characteristics, the worst case switching inter- 
val is (eq. (1)) 
A t  = [teff (max) - ton (min)] = (19. 5 - 2. 8) = 16.7 ps 
Shoot-Through Currents 
Circuit with single transistors. - The equivalent circuits for figure 1 just prior to 
and during the switching interval are shown in figure 4. The rated load current for this 
circuit is 10 amperes (i. e., IL = 10 A). This is the current-through transistors Q1 and 
Q4 just prior to the switching interval. 
The shoot-through current through each transistor during the switching interval is 
(es. (3)) 
= 286 A - 60 - "B - ' = IP, - 2 (% + Rcs) 2(0.067 5 + 0.037) 
This current peak is nearly ten times the 30-ampere maximum-current rating for the 
transistor. 
The current through the transistors just prior to, during, and immediately after the 
switching interval A t  is illustrated in figure 12. 
Circuit with paralleled transistors. - The equivalent circuit of the bridge circuit in 
figure 1 with four paralleled transistors per bank is shown in figure 5(a). 
Case 1: Equal turnoff time: For this case, all of the transistors are assumed to 
have the same turnoff characteristic. The total shoot-through current through each bank 
of transistors is (eq. (4)) 
vB 
Ip,t = 
n=4 
= 392 A - 60 - 
4 
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I- c 
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f p = 2 8 6 A  
- 
(a) Current through transistors 
Q1 and 94 just prior to and 
during switching interval At. 
(b) Current through transistors 
Q2 and Q dur ing switching 
interval d and immediately 
thereafter. 
Figure 12. - Current through transistors just prior to, during, and 
immediately after switching interval At. 
The shoot-through current through each transistor is (eq. (6)) 
= L = - = 9 8 A  I t 392 
4 Ip, 1 = Ip, 2 = Ip, 3 = IP, 4 n 
Case 2: Unequal turnoff time: For this case, the turnoff characteristics for the 
.transistors in the bank are unequal, and the characteristics for each bank are assumed 
as illustrated in figure 5(b). The switching interval is equal to 
A t  = Atl  + At2 + At3 + A t 4  = 16.7 ~ L S  
and the subintervals are equal, that is, 
16 7 
4 
Atl  = At2 = Atg = At4 =-= 4.175 P S  
The total shoot-through current through each transistor bank for each subinterval is 
(from eq. (8)) 
35 
- 60 VB - 
Ip,t = 0 037 + 0.037 2 ~ 0 . 0 6 7 5 + -  -
2Rb +- +- 4 m n m 
as follows: 
(1) During Atl, m = 4 and I 
(2) During At2, m = 3 and I 
(3) During At3, m = 2 and I 
(4) During At4, m = 1 and I 
The shoot-through currents through each transistor in banks A and D which are 
= 60/0.1535 = 392 amperes. 
= 60/0.1566 = 383 amperes. 
= 60/0.1628 = 369 amperes. 
= 60/0.1813 = 333 amperes. 
Pt tl 
P, t2  
P, t3  
P, t4 
turning off during the switching interval are (from eq. (9)) the following: 
= 392/4 = 98 amperes. 1 n=4 
m=4 
(1) During q, Ip 1 = $, 2 = Ip, 3 = Ip, tl 
(2) During At2, Ip 9 = 0 and Ip, = Ip, 3 = Ip,4 = Ip, t2 = 383/3 = I n=3 
Ip, 3 = Ip, 4 = Ip,t3 1 I n=2 
2 ln=l 
m=l  
m=3 
128 amperes. 
= 369/2 = 
Y 
(3) During At3, Ip = Ip = 0 and 
9 
m=2 
185 amperes. 
= 0 rand Ip, = $, t4 = 333 amperes. (4) During At4, Ip = Ip, 2 = Ip, 3 
Prior to 
switching 
, = Ip, 4 
Figure 13. - Shoot-through currents for bridge circuit with 
four paralleled transistors. 
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The total shoot-through current through each transistor bank and the buildup of shoot- 
through current through QqY the slowest transistor in the group, is illustrated in fig- 
ure 13. 
Protective Reactors For Single Transistors 
Inductance calculation - approximate method. - The equivalent circuit for the bridge 
circuit in figure 1 with protective reactors is shown in figure 6(a). The rated load cur- 
is to be P rnax rent IL is 10 amperes. The maximum current through each transistor I 
limited to the maximum-current rating of the transistor, and I,, max for the 2N2772 
transistor is 30 amperes. The switching interval A t  is 16.7 microseconds. The induct- 
ance of each reactor from the approximate method of equation (16) is 
L =  ['B - 'p, max(% + R ~ ~ ) I A t  - [60 - 30(0.0675 + 0.037)]16. = 47. I-IH 
30 - 10 IPY max - IL 
Exact method. - Equation (10) is an exact relationship between the current and induct- 
ance of the reactor. Equation (16) is an approximate relationship. Equation (IO) for this 
particular circuit is 
( l - e  -Os 0000035'L) 
= 10 k-O.O00033/L + e -O.O000035/L) + 60 
2 2(0.0675 + 0. 037) 
as a function of L is plotted in figure 14. From this curve, the in- 
to 30 amperes is 41.25 microhenries. The error re- 
by max A curve of 
ductance required to limit I 
sulting from the use of the approxmate relation (eq. (16)) is 
PY m e  
Error = 47* - 41* 25 x 100 = 15 percent 
41.25 
Discharge resistor %. The function of resistor R, (shown in fig. 5(a)) is to dis- 
sipate the energy in the reactor and reset the magnetic flux in the core during the half- 
cycle when its associated transistors are turned off. The time of a half-cycle of the 
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20 30 40 50 
Inductance of reactor, L, pH 
Figure 14. - Plot of maximum shoot- 
through current  against inductance 
of reactor for exact solution of required 
inductance for protective reactors. 
"' (1 - e-O.O000035/L)~ Required 
2(Rb + RC-) 
L = 41.25 microhenries to l imit I 
through transistors to 30 ampere!: max 
400-hertz operating frequency is 
t = L (L) = 1 (L) = 0.00125 s 
2 f 2 400 
The time constant of the discharge circuit consisting of L and Ft,, is TD = L/%. 
Since the discharge current id decreases exponentially, approximately six time constant 
periods a re  required to completely discharge the reactor. On this basis then, t -= t /6 
or t., 5 0.000208 second. The resistance value for F$, then is 
D -  P 
In a practical circuit, it may be possible to obtain this required resistance in the forward 
resistance of the discharge diode and thereby eliminate F$,. 
Power loss. - The average power loss of the circuit in figure 5(a) with protective re- 
actors at the 400-hertz operating frequency is (from eq. (37)) 
A t  = 2 X 400 X 60 X 30 X 16. 7X10m6 = 24 W 'avg = 2fv~1p, m u  
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C i r c u i t  Wi thout  Reactors 
The average power loss of the circuit without the reactors (fig. 4(a)) is 
= 2f(Ipl + I )V A t  
'avg P2 B 
From equation (3) 
and 
2 x 400 x 602 x 16. 7X10m6 = 460 w Pavg = 2f A t  = 
cRb + Res) 0.0675 + 0.037 
The reduction in power loss resulting from the use of protective reactors is 
Reduction = 460 24 x 100 = 95 percent 
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Core Size 
The selection of a core size involves some trial and error  when available standard 
cores a re  to be used. A published magnetization curve for 2 mil, 3 percent silicon-iron 
core material commonly used in cut C-core configurations is shown in figure 7 (ref. 8, 
p. 32). The curve does not include the effects of the air gaps present in a C-core. The 
w e  factor for determining the effective area of the core from this curve is 89 percent. 
i h e  required area of the core determined from equation (24) is 
N AB c: 
From figure 7, a change in flux density AB from 0 to 12  kilogauss (0 to 1. 2 T) in- 
cludes the linear region of the curve and is well below the saturated region. These oper- 
ating points give a AB = 12 kilogauss (1.2 T). Substituting AB and the other known 
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parameters into equation (24) gives 
c60 - 30(0.0675 + 0.037)]16. 7X102 - - 7.90 cm2 A, = 
N X  12x10~ N 
Accounting for the space factor and converting to square inches, the gross area of the 
core is 
7.90 1 1 - 1.375 in* 2 ----_- 
A'- N 6.45 0.89 N 
Some trial and error  is necessary at this point to arrive at the number of turns on the 
core. A large number of turns will give a small core area but could require a large win- 
dow area to accommodate the turns. At this point assume N = 10. The required core 
area for 10 turns is 
2 
'* 375 - 0. 1375 in. 
A c = l O -  
The standard cores with an area close to the required area with N = 10 have a gross 
area of 0.125 square inch. By making N = 11, Ac = 1.375/11 = 0.125 square inch, so 
that this core area is satisfactory. Two cores with window lengths of 7/8 and 1 inch are 
available with this core area (ref. 8, p. 34). 
The space for the winding is determined as follows. The rated load current through the 
reactor is 10 amperes. With an assumed current density of 400 circular mils per am- 
pere, the required area of the wire is 4000 circular mils. Number 14, B&S gage wire 
has an area of 4100 circular mils and will be adequate. The diameter of the bare wire is 
0.0641 inch and is assumed to be 0.07 inch for an insulated wire. The window length re- 
quired for 11 turns is 0.77 inch so that the core with the 7/8-inch window length will ac- 
commodate the turns. A sketch of the core is shown in figure 15(a). The length of the 
mean magnetic path in the core is 2.93 inches or 7.45 centimeters. 
The selection of the core length will depend on the space required for the winding. 
The length of the air gap is determined from equation (34) as follows 
lg = 0.4 ~ N ~ A ~ X I O - ~  - -  l C  
IJ.C 
L 
From figure 7, IJ., = 8880 for B = 12 kilogauss (1.2 T). Substituting the values into the 
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Nonmagnetic spacers (114 by 112 by 0.0045)- 4 
Crimped banding strap-,. /// 
7,Coil leads 
\ 
\ 
\ A .  
\ 
\ 
\ 
\ 
\ 
b -  
Turn windinoz 111)- ,kk 
Winding bobbin’ 
\ 
‘-C-core 
(a) C-core for protective reactor; Z-mil, 
3 percent silicon-iron core material. 
Gross core area, 0.125 square inch; 
mean length of magnetic path, 
2.93 inches; space factor, 89 per- 
cent; weight, 0.091 pounds. 
(b) Assembled reactor. Inductance, 47.4 microhenries. 
Figure 15. - Core and assembled reactor. Scale: full scale. (All dimensions in inches.) 
previous equation, the length of the air gap is 
1.25 X 112 X 0. 718X10-8 --- 7.45 - 0229 cm = o, oo9 in, 
8880 
I ? =  
€5 
47.4x10-6 ’ 
This length is the total length of the air gap. A C-core contains two air gaps in series, 
and the length of each gap is one-half of the total gap so that 
= 0.0045 in. = 0.01145 cm 
each air gap 
The air gap can be obtained by means of a nonmagnetic spacer. A sketch of the com- 
plete wound reactor is shown in figure 15(b). The magnetic characteristics of f lux  den- 
sity B as a function of the applied ampere turns for this completed core are shown in 
figure 8. Curve A is the characteristic of the core without the air gaps. It is obtained 
from the curve shown in figure 7 for this specific core configuration by converting the H 
values to ampere turns; that is, AT = 0.4 vHZC. Curve B of figure 8 is a plot of flux den- 
sity against ampere turns for the total air gap length of 0.0229 centimeter. Curve C is 
the operating characteristic curve for the completed core including the air gaps. This 
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._ 
curve is obtained by combining curves A and B. Because the fl& density in theair gap6 
is the same as the flux density in the iron, curves A and B are combined by adding the 
ampere turns for a given flux density. The effect of the air gaps is to decrease the slope 
and extend the linear region of the curve. The protective reactor operates over the re- 
gion indicated by A B  and AAT. The inductance will be constant because the region is 
linear and well below the saturation region of the core. 
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